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ABSTRACT
fuse-N: Framework for Unified Simulation Environment for Network-on-Chip
by
Ashwini Raina
Dr. Venkatesan Muthukumar, Examination Committee Chair 
Associate Professor o f Electrical and Computer Engineering 
University o f Nevada, Las Vegas
Steady advancements in semiconductor technology over the past few decades have 
marked incipience of Multi-Processor System-on-Chip (MPSoCs). Owing to the inability 
of traditional bus-based communication system to scale well with improving microchip 
technologies, researchers have proposed Network-on-Chip (NoC) as the on-chip 
communication model. Current uni-processor centric modeling methodology does not 
address the new design challenges introduced by MPSoCs, thus calling for efficient 
simulation frameworks capable of capturing the interplay between the application, the 
architecture, and the network. Addressing these new challenges requires a framework that 
assists the designer at different abstraction levels of system design.
This thesis concentrates on developing a framework for unified simulation 
environment for NoCs (fuse-N) which simplifies the design space exploration for NoCs 
by offering a comprehensive simulation support. The framework synthesizes the network 
infrastructure and the communication model and optimizes application mapping for 
design constraints. The proposed framework is a hardware-software co-design 
implementation using SystemC 2.1 and C++. Simulation results show the architectural.
i l l
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network and resource allocation behavior and highlight the quantitative relationships 
between various design choices.
Also, a novel off-line non-preemptive static Traffic Aware Scheduling (TAS) policy 
is proposed for hard NoC platforms. The proposed scheduling policy maps the 
application onto the NoC architecture keeping track o f the network traffic, which is 
generated with every resource and communication path allocation. TAS has been 
evaluated for various design metrics such as application completion time, resource 
utilization and task throughput. Simulation results show significant improvements over 
traditional approaches.
IV
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
TABLE OF CONTENTS
ABSTRACT........................................................................................................................   iii
LIST OF FIGURES................................................................................................................... vii
LIST OF TABLES.................................................................................................................... viii
CHAPTER 1 INTRODUCTION................................................................................................ 1
1.1 Importance o f Network-On-Chip................................................................................1
1.2 Design issues in N oC  ..................................................................................................3
1.3 Thesis Overview...........................................................................................................5
1.3.1 fuse-N................................................  5
1.3.2 Traffic Aware Scheduling policy in hard N oC s.................................................... 6
1.4 Thesis Organization......................:.............................................................................. 6
CHAPTER 3 NETWORK ON CHIP -  AN OVERVIEW ......................................................7
2.1 NoC by Example................................................................................................................ 7
2.2 Characteristics of NoC architecture.................................................................................8
2.2.1 NoC Topology...................................................  8
2.2.2 Switching Technique................................................................................................. 9
2.2.3 Routing Technique....................................................................................................10
2.2.4 NoC Simulation Environment Framework......................................................... .11
CHAPTER 3 fuse-N: FRAMEWORK FOR UNIFIED SIMULATION ENVIRONMENT 
FOR NETWORK-ON-CHIP.....................................................................................................15
3.1 Simulation Flow.......................................................................................................   15
3.1.1 Simulation parameter space.....................................................................................15
3.1.2 Application Characterization.................................................................................. 18
3.1.3 Architecture Modeling............................................................................................. 19
3.1.4 Network Infrastructure M odeling  ..................................................................19
3.1.5 Application Mapping Optimization.......................................................................20
3.1.6 NoC Execution Platform......................................................................................... 21
3.1.7 Simulation Result Space.....................................................................   21
3.2 fuse-N Implementation................................................................................................... 22
CHAPTER 4 TAS: TRAFFIC AWARE SCHEDULING FOR HARD N O C ...................26
4.1 Background and Scope................................................................................................... 26
4.2 Problem Statement...........................................................................................................27
4.3 Algorithm Description.................................................................................................... 27
4.3.1 Longest-Path-Maximum-Delay Deadline Allocation........................................27
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
4.3.2 Scheduling and Optimization................................................................................29
CHAPTER 5 SIMULATIONS AND RESULTS...................................................................32
5.1 Benchmark description................................................................................................... 32
5.2 Simulation Scenarios.......................................................................................................33
5.3 Simulation results and explanation................................................................................34
CHAPTER 6 CONCLUSIONS AND FUTURE WORK......................................................42
6.1 Conclusions.......................................................................................................................42
6.2 Future W ork......................................................................................................................43
REFERENCES........................................................................................................................... 44
APPENDIX I SIMULATION RESULTS FOR EARLIEST DEADLINE FIRST BASED 
SIMULATED ANNEALING APPROACH........................................................................... 50
VITA.............................................................................................................................................71
VI
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
LIST OF FIGURES
Figure I. A relative evolution o f wire and gate delays (source: 2003 ITRS, 2003)......... 2
Figure 2. Regular 4x4 tile-based NoC architecture............................................................ 8
Figure 3. Unified simulation methodology for N oC .......................................................... 12
Figure 4. fuse-N framework simulation flow diagram.......................................................16
Figure 5. Sample pre-configured arguments XML file....................................................17
Figure 6. (a) A simple Application Task Graph with directed edges (b) 3x3 2-D tile
NoC architecture...................................................................................................18
Figure 7. A sample 3x3 2-D tile network dot f ile .............................................................. 20
Figure 8. Flow of data from source PE to destination PE, over layered communication
architecture............................................................................................................22
Figure 9. Block diagram representation of fuse-N framework implementation 24
Figure 10. Pseudo code for Traffic Aware Scheduling policy..........................................31
Figure 11. Architecture Evaluations of the proposed NoC framework -  Execution
Time........................................................................................................................34
Figure 12. Architecture Evaluations of the proposed NOC framework -  Throughput. 35
Figure 13. Architecture Evaluations of the proposed NOC framework -  Utilization... 35
Figure 14. Architectural Evaluation o f a 3 x 3 and 4 x 4  TILE Topology.......................37
Figure 15. Comparision of Scheduling Algorithm  ................................................ 39
Figure 16. Evaluation of network parameters for various topologies..............................41
V ll
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
LIST OF TABLES
Table 1 Longest-Path-Maximum-Delay deadlines..........................................................28
Table 2 Charaeteristics o f Standard Task Graph (STG )................................................. 32
Table 3 Arehiteetural Evaluation of a 3 x 3 TILE Topology..........................................36
Table 4 Arehiteetural Evaluation of a 4 x 4 TILE Topology..........................................36
Table 5 Comparison o f Scheduling Algorithms...............................................................38
Table 6 Evaluation o f Network Parameters................................   40
vm
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
ACKNOWLEDGEMENTS 
This thesis is dedicated to my parents and my sister, together who have crafted my 
life so beautifully. I am deeply indebted to Dr. Venki, my guru, for trusting my abilities 
and considering me for apprenticeship. He has significantly influenced my professional 
as well as personal life in more ways than one.
My research work has greatly benefited from brainstorming sessions with Shruti Patil, 
who I consider to be the visiting PhD student of lab B348. Positive attitudes such as 
Pavan Singaraju, Sourabh Mookerjea and Gopinath Balakrishnan have also been very 
contagious. Special thanks to Kunal Metkar for being my Google on C++ programming 
and design. I am also thankful to Naveen Chintalcheruvu, Vikram Mylaram and Shankar 
Neelakrishnan for making up a great lab B348. Imran Dalwai, Pradeep Nambisan and 
Venka Palaniappan have been a great souree of stimulating discussions on life in general.
IX
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
CHAPTER 1
INTRODUCTION
1.1 Importance o f Network-On-Chip
Steady advancements in semiconductor technology over the past few decades have 
enabled the chip manufacturers to increase the amount o f functionality on a single chip. 
This unprecedented growth puts forth many design issues such as: functionality, 
testability, wire delay, power management, signal integrity, packaging and management 
of physical limits that need to be considered [1]. To address these problems, researchers 
have proposed component-based design methodologies, capable of distributing the chip 
complexity, thus marking the incipience of Multiprocessor System-on-Chip (MPSoC). 
MPSoCs integrate together a large number o f processing elements (PEs) and embedded 
memory connected over complex communication architectures. These PEs can be of the 
type a) general purpose and specialized processors such as digital signal processors 
(DSP) and VLIW cores, or b) embedded hardware such as FPGA or application specific 
intellectual property (IP) [2,3].
Recent technological advances in VLSI have greatly reduced the computation cost as 
compared to on-ehip communication. The shared bus (single or multi-bus) 
communication architecture, currently used for MPSoCs, does not scale well with 
improving microchip technologies, thus posing the following design issues.
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Global wire lengths do not scale well with the shrinking transistor size, and as 
local processing cycle times decrease, the time spent on global communication, 
relative to the time spent on local processing increases drastically. As per the 
projections by international technology roadmap for semiconductors (ITRS) [4] 
relative delay for local wires, global wires and logic gates of the near future will 
show the following trend (Figure 1).
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Figure 1. A relative evolution of wire and gate delays (source: 2003 ITRS, 2003)
■ Global synchronization is becoming a dominant factor in MPSoC design as clock 
skew is claiming an ever larger relative part of the total cycle time.
■ Over the past decade, design complexity has increased 50 times [5]. With 
increasing amount of PEs available for chip designers, the design efforts do not 
scale linearly with the system complexity.
Due to the above factors, the trend is towards sub-division of a complex single 
processor system into manageable reusable PEs and the differentiation o f the local and
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global communication. Many researchers have proposed the concept o f scalable packet 
switching networks as an alternative approach to interconnect PEs in MPSoCs [1,6,7,8,9]. 
Implementing NoCs as the communication architecture for MPSoCs over the traditional 
bus based systems promises the following improvements:
■ NoC based systems no longer function on a global clock and hence global 
synchronization is not an issue. An efficient design style called Globally 
Asynchronous Locally Synchronous (GALS) [10] promises reduction in power 
consumption in clock of high performance systems. The GALS design style can 
be very efficiently implemented using NoC. This further indicates that system can 
fully exploit the parallelism o f computation.
■ Such systems do not suffer from the deep submicron (DSM) effects, and are 
expected to exhibit predictable electrical properties.
■ An NoC based approach brings great potential in the reuse of the communication 
network, since the switches/routers, the interconnects and the lower-level 
communication protocols can be designed, optimized and verified once and 
reused in a large number of products.
■ With the complexity and number of the PEs, growing every year, it is essential for 
the underlying on-chip communication architecture to be scalable and robust. 
Unlike the bus architecture, NoC offers an elegant solution to this problem.
1.2 Design issues in NoC
An efficient NoC design methodology is based upon several key design choices, such 
as: network topology selection, good routing policy and efficient application to NoC
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mapping. A formal categorization o f the NoC design issues is given in [11] as is 
summarized below:
■ Network infrastructure selection: Network design primarily consists o f topology 
selection which plays an important role in minimizing network latency and power 
consumption, thus improving the overall throughput [12-21]. Another critical 
network design element is channel buffering which accounts for both latency and 
router area. Also, NoC are expected to connect multiple heterogeneous cores 
which pose unique challenges with respect to variable traffic loads (channel width 
problem) and irregular silicon area (floorplanning problem) which will force 
designers to delve into more unique and application specific network design.
■ Communication model: The underlying network infrastructure is merely a 
backbone for communication and requires an efficient inter-node interaction 
model to capture the dynamism in the network and improve network performance 
[22-25]. The primary element of the NoC communication model is the routing 
policy. Two major concerns in selecting a particular routing strategy are 
implementation complexity and the overall performance. Another problem related 
to routing is the switching technique used inside the router for transferring packets 
along the switches.
■ Application mapping optimization: Another aspect of efficient NoC design is the 
mapping and scheduling of both computation and communication over the 
network infrastructure, while optimizing certain design metrics as latency, 
throughput etc.
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It can be seen from the above discussion, that an efficient application specific NoC 
design space is large and there exists a need for a unified simulation framework which 
can address all these above problems in a combined manner.
1.3 Thesis Overview
This thesis concentrates on developing a unified simulation framework for NoCs 
which simplifies the design space exploration for NoCs by offering a comprehensive 
simulation support. The aim of the thesis includes; 1) to design and implement a 
framework for unified simulation environment for NoC 2) to conceive an efficient traffic 
aware scheduling policy for off-line static scheduling for applications on hard NoCs.
1.3.1 fuse-N
To capture the trade-offs o f the NoC design parameters in a unified manner, a 
simulation framework, designed using C++ and SystemC 2.1 is proposed, wherein the 
effects of all parameters could be simulated in-part or combined. The framework 
synthesizes the network infrastructure and the communication model and optimizes 
application mapping as per the design parameters. Quantitative relationships between 
various design choices can be accurately observed and revised design criteria can be 
applied and re-evaluated.
Specifically, the framework allows the designer to execute an application, in the form 
of application task graph, over a customizable NoC, with certain set o f PEs, routing 
policy, router buffering, switching technique and the scheduling policy. The simulation 
framework generates simulation log files containing specific details such as PE utilization 
and throughput, router utilization and throughput, router buffer efficiency, application
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execution time and network link utilization. The flexibility of the framework allows the 
designer to change and optimize the design as per the key design metrics.
1.3.2 Traffic Aware Scheduling policy in hard NoCs
A novel off-line non-preemptive static traffic aware scheduling policy is proposed for 
hard (both computation and communication components completely fixed) NoC 
platforms. The proposed scheduling policy maps the application task graph onto the 
underlying network architecture and schedules both computation and communication 
transactions of the tasks. While doing so, the scheduling algorithm keeps traek of the 
network traffic it generates with every PE and communication path allocation, and takes 
it into consideration while scheduling the subsequent tasks. Results show an average 
14.8% decrease in overall execution time, 18% improvement in utilization and around 
24% increase in throughput, thus confirming our hypothesis
1.4 Thesis Organization
The remainder of this thesis is organized as follows: In Chapter 2, concepts and 
terminologies o f NoCs are introduced. Chapter 3 discusses the propose fuse-N 
framework. Traffic Aware Scheduling policy is explained in Chapter 4. Simulations in 
proposed framework are given in Chapter 5. Finally, Chapter 6 contains a summary of the 
important results of this thesis.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
CHAPTER 2
NETWORK ON CHIP -  AN OVERVIEW
In this chapter, the basics o f NoC are discussed. First a component based view is 
presented, that introduces the basic building blocks of a typical NoC. Delving further, 
system level architectural issues relevant to NoC-based designs are explained. Using the 
established foundations, a range of existing NoC frameworks will be discussed and the 
need for a novel unified approach towards NoC simulation is demonstrated.
2.1 NoC by Example
Figure 2 shows a regular 4x4 tile-based NoC, in which a set of tiles are connected in a 
2D mesh topology. Each tile in the grid can be a general-purpose processor, a DSP, an 
embedded memory etc. In a simplified perspective, the NoC contains the following 
fundamental components;
■ Processing Elements -  Each core modules in the tile can be a general-purpose 
processor, a DSP, and embedded memory etc.
■ Network adapters -  These are the interfaces by which the PEs connect to the
NoC, decoupling the computation (PEs) from communication (the network)
■ Routers -  These nodes route the data and control flits or phits (packets with
smaller sizes) as per the routing strategy.
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Router-to-Router Links -  These consist of the logical or physical channels 
connecting the router nodes
PE
: fW
PE
PnT
PE PE
PnT
PE PE
PnT
PE
PE -  P rocessing  Elem ent 
NI -  Network Interface 
Routing Elem ent
• —  - Link
PE PE
PE
PE
PE
FnT
PE
PE
PE PE
PnT
Figure 2. Regular 4x4 tile-based NoC architecture
2.2 Characteristics of NoC architecture
2.2.1 NoC Topology
An important aspect of NoC design is to determine a suitable topology for a particular 
application. NoC topologies are broadly classified as direct topologies, where each router 
is connected to a single PE, and indirect topologies where a set o f PEs are connected to a 
router. Some examples of regular direct topologies are mesh based interconnect 
architectures like 2D mesh, tori, cube [27,28,29], honeycomb design [30], octagon 
structure [31] etc. Some tree-based indirect topologies such as binary tree, fat tree [32] 
and butterfly [33] have also been proven efficient for certain set of applications.
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2.2.2 Switching Technique
Switching techniques have been a well researched area in traditional data networks 
for a along time. Other efficient switching techniques currently employed in computer 
networks are explained in detail in [34,35,36,37]. There are mainly four switching 
techniques which are considered promising for NoCs.
■ Store-and-forward: Commonly known as packet switching, the entire packet is 
stored in the intermediate node buffer before forwarding it to a selected 
neighboring, node based on the information within the packet header. The 
CLICHÉ [27] is an example of a store-and-forward NoC.
■ Circuit switching: Circuit switching involves the establishment o f a physical 
circuit between source and destination nodes and reserved until the transport of 
data is complete. During the transmission phase, all the packets belonging to that 
stream are transmitted over this reserved circuit of intermediate nodes.
■ Wormhole: This technique combines the packet switching with the data 
streaming quality of circuit switching, thus achieving minimal packet latency. In 
wormhole switching [39], a packet is divided into flow control digits (flits) and 
then these flits are routed through the network one after another, in a pipelined 
fashion. At the end of stream transmission, the circuit connection is terminated 
by transmitting a special packet. The average waiting time in the router buffer 
queues is not of the whole packet but of the individual flit.
■ Virtual cut-through (VCT): Virtual cut-through technique was proposed to 
minimize the latency issues with the store-and-forward technique [38]. In this 
switching technique, the forwarding router waits for a guarantee from the next
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
node in the path that it will accept the entire packet. This handshaking allows the 
forwarding router to transmit the intermediate flits as it receives them, thus 
reducing the network latency.
2.2.3 Routing Technique
Switching mechanism is only concerned with the transport of data, while a routing 
technique consists o f the logic or intelligence behind that path of the data transport. 
Efficient routing schemes in parallel and distributed computing areas have been 
researched for a long time. In general, routing algorithms for NoC can be classified into 
two categories -  deterministic routing and adaptive routing [22]. If  the behavior or the 
routing algorithm is independent of the network conditions, then it belongs to the 
deterministic class o f routing algorithms.
Dimension ordered routing or XY (or YX) routing is deterministic routing algorithm 
wherein a packet is first forwarded in the X dimension and then along the Y dimension, 
restricting the maximum number of allowed turns to one [40]. An extension to this 
algorithm has been proposed in [41,42], which imposes certain turn rules on the XY 
routing algorithm. Hot potato or deflection routing is another deterministic routing 
algorithm that forwards the packet towards the path with the lowest delay [43]. Every 
packet has preferred outputs along which it wants to leave the router, and when possible a 
packet is sent along one of these outputs.
In adaptive routing, the path that a packet chooses depends on the source and 
destination address as well on the dynamic traffic conditions. A contention aware hot 
potato routing scheme is proposed in [44]. A variation to the model developed in [41,42] 
is given in [45] where an odd-even adaptive routing algorithm for meshes is proposed.
10
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Jingcao et al. [46], propose a routing technique which switches between deterministic and 
adaptive as per the network congestion. There has been an in-depth survey on some 
efficient routing algorithms [47,48]. Comparison of various routing algorithms over 
different topologies is discussed in [49,50,51].
2.2.4 NoC Simulation Environment Framework
The current uni-processor centric modeling methodology does not capture the new 
design challenges introduced by SoC with an increased number of PEs, running 
concurrent application programs [52]. Future SoCs are envisioned to integrate even 
greater amount of functionality, in terms of PEs, thus calling for efficient simulation 
frameworks understanding the interplay between the application, the PE architecture, and 
the NoC. Traditional simulation environments focus more towards the micro architectural 
details and analysis o f the design. Such computation centric frameworks face limitations 
when the design at hand is built over communication-centric methodology.
Addressing these new challenges will require a framework to shift the level of 
abstraction up to the network level, which will enable the designer to better understand 
the trade-offs o f different NoC design aspects such as topology, switching, routing, 
buffering, scheduling etc. The framework should be able to capture the desired system 
metrics in a unified way (Figure 3) and at the same time let the designer customize it 
according to the needs.
A number of EDA research groups are studying different aspects o f NoC design, 
some of which are discussed below.
11
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Figure 3. Unified simulation methodology for NoC
a) NetChip: xpipes, xpipescompiler and SUNMAP
NetChip is a NoC synthesis environment primarily composed of two tools namely 
SUNMAP [17] and the xpipescompiler [53]. SUNMAP tool is used to generate the 
network topology and the xpipescompiler is responsible for mapping cores on the 
network topology, at the same time optimizing it. This approach utilizes a traffic 
generator capable of creating communication patterns specific application domains. Due 
to lack o f PE modeling support and over-simplified statistical communication traffic 
traces, this tool limits itself merely to a network topology selection and mapping utility.
b) NNSE: Nostrum NoC Simulation Environment
NNSE [54] is a SystemC based NoC simulation environment initially used for the 
Nostrum [55] NoC. Over revisions it has been equipped with a GUI and allows designers 
to (1) configure a network with respect to topology, flow control and routing algorithm 
etc.; (2) configure various regular and application specific traffic patterns; (3) evaluate 
the network with the traffic patterns in terms of latency and throughput. NNSE as a 
framework lacks a complete top to bottom approach which is essential for simulating
12
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NoCs. Lack of a direct application simulation support and absence o f exhaustive PE 
modeling capability restrict the scope of NNSE just to a network simulation environment.
c) ARTS Modeling Framework
ARTS [56] is a system-level framework to model networked multi-processor 
systems-on-chip (MPSoC) and evaluate the cross-layer causality between the application, 
the operating system (OS) and the platform architecture. It captures the impact of 
dynamic and unpredictable OS behavior on processor, memory and communication 
performance. ARTS features the ability to examine the impact o f dynamic and 
unpredictable OS behavior on processor, memory and communication performance and 
thus can help the designer in better understanding the processor-memory or processor- 
eommunication correlations.
d) StepNP: A System-Level Exploration Platform for Network Processors
StepNP [57] is a System-Level Exploration Platform for Network Processing built in 
SystemC. It enables the creation o f multi-processor architectures with models of 
interconnects (functional channels, NoCs), processors (simple RISC), memories and 
coprocessors. The network wrappers communicate with each other using SystemC Open 
Core Protocol (SOCP) [58]. Dependence of StepNP on SOCP alone as a communication 
protocol makes it inflexible in accommodating novel communication architecture, which 
are not directly supported by the protocol.
A lot of research teams have also focused on the usage of certain network simulators 
like OPNET [59,60], ns-2[61], OMNET [62], that offers the users with the abstraction of 
concurrent communication and flexible communication protocol definition. However, the
13
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appropriateness of such simulators has been argued as they were not designed specifically 
to model both computation and communication [63].
14
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CHAPTER 3
fuse-N: FRAMEWORK FOR UNIFIED SIMULATION ENVIRONMENT FOR
NETWORK-ON-CHIP 
In this chapter, the fuse-N framework and implementation are discussed. First, the 
overall simulation flow under fuse-N framework is explained using a component 
diagram. The different input/output formats related to the proposed framework are also 
introduced. Various framework aspects are presented along with the implementation 
details of the fuse-N framework. Finally, applications of the proposed framework are 
discussed.
3.1 Simulation Flow
fuse-N is a top-down approach of NoC design space exploration. Figure 4 shows the 
overall simulation flow/component diagram under the fuse-N framework.
3.1.1 Simulation parameter space
Simulation parameter space includes the initial arguments which define the 
simulation environment of fuse-N. Simulation parameters can be either provided through 
the fuse-N graphical user interface or through a pre-configured arguments file. 
Exhaustive listing of the initial arguments is given below:
15
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NoC Platform 
Execution
Architecture ModelingNetwork Modeling ApplicationCharacterization
Mapping & Scheduling
Simulation Result Space
Simulation Parameter Space
Figure 4. fiise-N framework simulation flow diagram
Application Task Graph -  This parameter specifies the location of the application 
task graph file name as the argument. Application task graph file can be in the 
standard task graph (STG) [64] or Task Graph For Free (TGFF) [65] format. 
Network Topology -  Defines the network topology of the NoC such as 2D Tile, 
2D Torus etc.
Router Buffer Size -  Specifies the NoC router input buffer size. Buffer size value 
is specified in the form of number of packets the router input buffer can 
accommodate.
Switching Technique -  The switching techniques such as packet-switching, 
circuit-switching, wormhole switching, etc. are defined by this argument.
Routing Technique -  Defines the network routing policy (eg: XY routing, odd- 
even routing, etc.)
16
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Scheduling Policy -  Task scheduling policies such as Earliest Deadline First 
(EDF), Least Slack Time (EST) and Traffic Aware Scheduling (TAS) are selected 
by this argument.
Number of PEs -  Specifies the total number o f processing elements present in the 
design.
Different Types of PEs -  Total number of different type of PEs are present in the 
design is defined by this argument
PE modeling parameters -  Different PE specifications such as operation, 
execution time etc. are represented in the form of a tuple 
<”operation”:num_of_PEs:”exeeution_time>. For example, a tuple < 
sum,sub,mul : 4 : 3,4,8 > specifies that there are 4 processors capable of 
performing a sum, sub and mul operation with execution times as 3 ns, 4 ns and 8 
ns respectively.
Pre-configured arguments file -  It is also possible to provide the location of a 
preconfigured XML file to the framework. Figure 5 depicts a sample arguments 
XML file.
<?xml version=”1.0" ?>
<ARG app_filePath=”/home/TG/randOOOO.stg’' topology = “torus” sch_policy = “edf’>
<TILE-0 ld=”0" pe_opr=”opr1 ,opr2" inst_per_sec=”4,9" r_buff_size=”15" switchTech=”vot" r_chWidth=”47>  
<TILE-0 ld=”1" pe_opr=”opr3,opr5" inst_per_sec=”6,10" r_buff_slze=”10" switchTech=”vct” r_chWidth=”47>  
<TILE-0 id=”2" pe_opr=”opr1 ,opr4" inst_per_sec=”4,8'' r_buff_slze=”12" swltchTech=’’vct” r_chWidth=”47>
<TILE-N ld=”N" pe_opr=”opr2,opr3" inst_per_sec=”9,6'' r_buff_size=”20" swltchTech=’'vct” r_chWidth=’’47>  
</ARG>
Figure 5. Sample pre-configured arguments XML file
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3.1.2 Application Characterization
Application characterization is a pre-proeessing eomponent where eertain 
eharacteristics of the Application Task Graph (ATG) are determined and set as per the 
underlying NoC arehiteeture. An ATG is a generie directed graph G(V, E) where the 
vertex represents a task and an edge or a link represents the communication latency 
(Figure 6(a)).
T4
T2
T3
T5
TILE-1 TILE-2
PEPE PE
TILE-4 TILE-5 TILE-6
PE PEPE
TILE-9TILE-8TILE-7
PE PE PE
(a) (b)
Figure 6. (a) A simple Applieation Task Graph with directed edges (b) 3x3 2-D tile
NoC architecture
The communieation latency for the tasks exeeuting over NoC arehiteeture is 
unknown, untill they are mapped onto a respeetive processors. At this stage, the deadlines 
of various tasks as per the initial simulation arguments are calculated. Consider the ATG 
shown in Figure 6(a), for which we need to ealeulate the task deadlines for task ti, t2 , h  
and t4  (to and t$ being dummy tasks) when executed over a 2D tile topology as shown in 
Figure 6(b).
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Given the maximum input and output buffering in the routers, in the worst case a task 
on tile-1 might have to send a packet to a task on tile-9. In this ease the packets sent from 
tile-0 to tile-9 can expect a maximum delay of h hops where h is 2*{?,(\rt{num_of_PEs)-\) 
(4 in our ease). From this information along with the knowledge of execution times o f the 
tasks, the deadlines for respective tasks can be calculated.
3.1.3 Architecture Modeling
Another important aspect o f fuse-N simulation framework is the flexible architecture 
modeling eomponent. As per the initial simulation arguments, the properties of the PEs 
present in the NoC are set. For example, a PE ean be eapable of multiple operations and 
eaeh operation might have different exeeution time. Given the set o f operations and their 
eorresponding exeeution times, the PEs in the NoC can be modeled accordingly. With the 
increase in the complexity o f the design, the modeling arguments to the architecture 
modeling component can be inereased in order to suit the requirements of the design. 
Advanced initial arguments such as PE’s power consumption, area, ete ean be easily 
added and the framework can simulate and the overall effect is determined for design 
parameters. The modeled architecture configuration file is represented as an XML format 
for later reuse.
3.1.4 Network Infrastructure Modeling
Efficient network infrastructure plays a pivotal role in a NoC design. Network 
infrastructure modeling component is mainly concerned with the communieation model 
definition and topology synthesis. Various characteristics of the router elements are 
described as per the initial simulation arguments. Communication model for router 
elements is modeled primarily based on the switching technique and the routing policy.
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Network conneetivity between different router elements is described by the topology 
argument. All neighbors for a partieular router element are configured as per their 
topologieal location, thus restricting the degree of communication of a router element. 
The topological configuration is represented in a Dot [66] file format, which is a 
customizable direeted graph layout methodology, shown in Figure 7.
graph G {
label = "Architecture view\n";
fontsize=20;
size = "4,4";
node [shape=box];
{rank = same; 
{rank = same; 
{rank = same;
"PE 2" 
"PE 2" 
"PEO" 
"PEO" 
' "PE4" 
" PE 3" 
"PE 3" 
"PE7" 
"PE7" 
" PEI" 
"PE 6" 
"PE 8"
" PEO" 
"PE 3" 
"PE 4" 
"PE 7" 
"PEI" 
" PE 7" 
"PE 6" 
" PEI" 
"PE 8" 
"PE 5" 
"PE 8" 
"PE 5"
PE2"; "PEO"; "PE4"; } 
PE3"; "PE7"; "PEI"; } 
PE6"; "PES"; "PE5"; }
Figure 7. A sample 3x3 2-D tile network dot file
3.1.5 Application Mapping Optimization
Once the architecture modeling and network infrastructure modeling is complete, the 
application tasks are ready to be mapped and scheduled on the target NoC architecture. 
Application mapping aims at mapping an application onto the NoC platform, while 
optimizing certain design parameters such as performance, power, etc. This component 
arbitrarily generates a mapping between the ATG and the target NoC arehiteeture. The
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tasks are scheduled on the respective PEs as per a scheduling poliey sueh as EDF or EST 
and are submitted for exeeution to the NoC Execution Platform (discussed in Sub-section 
3.1.6) component. Optimizations of mapping and seheduling are aehieved by reeursively 
revising the application mapping process, until all the design constraints are satisfied.
3.1.6 NoC Exeeution Platform
NoC execution platform is the actual hardware platform, modeled in SystemC v2.1
[26], which provides an interoperable modeling platform, enabling the development and 
exchange of very fast system-level C++ models. The PEs and the router elements are 
modeled based upon architecture and network modeling configuration outputs. The 
communication model of the NoC is modeled as a packet-switehed network with the 
required network algorithms implemented for the data flow. The NoC execution platform 
component functions interactively, based on task mapping and scheduling information, 
repeatedly calculating the global simulation values along with the required heuristie 
values. These values are fed baek in the application mapping optimization component 
and the solution is refined.
3.1.7 Simulation Result Space
This component is responsible for eolleeting the global simulation results and 
storing/displaying the results in a cognitive manner, bringing out the existent interplay 
between different design ehoices. Simulation result space component primarily deals with 
monitoring the simulation and writing simulation log files, plain data files and 
comparative data files.
21
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3.2 flise-N Implementation
Owing to the complexity o f the on-chip communication design, researchers have 
proposed a layered design methodology to allow the designer to explore model behavior 
and communication at different level o f abstractions [67]. Micro-network stack paradigm, 
as shown in Fig. 8, is an adaptation of the protocol stack [59], which offers abstraction 
levels to the NoC design flow.
DESTINATION
PE
SOURCE
PE
Software
Layer
NETWORK
INTERFACE
NETWORK
INTERFACE
Architecture and 
Control Layer SOURCE
ROUTER
VIA
ROUTER
DESTINATION
ROUTER
Physical
Layer
Figure 8. Flow of data from source PE to destination PE, over layered communication
architecture
The fuse-N implementation is based on the micro-network stack paradigm. The 
software layer consists of the system (i.e. the PEs) and the applications (i.e. the 
tasks/processes that execute on them). At this layer most of the network implementation 
details are hidden. Major design challenges of this layer are part of the SoC research. The 
architecture and control layer mainly deals with the network architecture and control 
protocols of the on-chip communication model. It is envisioned to perform the functions 
such as error detection and correction, packetized data transmission (customized by the
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choice of switching and routing algorithms) and disassembly and assembly of messages. 
Finally, the physical layer consists o f reliable and low power wiring challenges of the 
NoC architecture.
As a NoC has several clock domains, discrete event model is the most suitable model 
of execution. New hardware description languages such as SystemC and SystemVerilog 
[68] (a library of C++), make simulations at a broad range of abstraction levels readily 
available, and thus supports full range o f abstractions needed in a modular NoC-based 
design. C++ language is chosen to model the initial simulation environment and SystemC 
v2.1 is used for describing the NoC hardware platform. The Graphical User Interface 
(GUI) for the fuse-N implementation is designed using C++/Tk [69], which is a complete 
C++ interface to the Tk GUI toolkit.
The GUI o f the implementation interacts with the user to collect the initial simulation 
arguments. These arguments are stored by the GUI module in the userlnput structure 
object. The main module next instantiates the TgjDperation  class and executes the 
TgParserQ member function over a Standard Task Graph (STG) or a Task Graphs For 
Free (TGFF) Application Task Graph file. Tg Operation object further instantiates the 
Task class, creates a data store of objects o f this class and updates the object member 
variables as per the values generated from the TgParserQ member function.
The main module next instantiates the Topology class and executes the setTopologyQ  
member function which operates on the simulation argument data and the task object 
data, and synthesizes the topology of the network. Topology class object stores the 
topology configuration into an object data store of Arch class type. In general. Arch elass
23
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objects represent every tile in the NoC and contain their configuration data of the 
embedded PE and the neighbor connectivity information.
MAIN
DATA STOREDATA STORE TASK GRAPH PARSER
TASK OBJECTS
TOPOLOGY SYNTHESIZER
SIMULATION
ARGUMENTS
MAPPER & SCHEDULER
TILE OBJECTS
DISPATCHER
PE PE PELIBRARY MODULES
Processing Element
PE PE PERouter INSTANCES
Packet
PE PE PEMux / Demux
SIMULATION LOG
Figure 9. Block diagram representation of fuse-N framework implementation
After completion of topology synthesis, the Scheduler elass is instantiated and which 
executes the setDeadlineQ and setScheduleQ member functions, thus mapping and 
seheduling the tasks as per a user entered scheduling algorithm. Both these member 
functions operate on the initial simulation arguments and the task and tile object data.
24
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They further update the member variables of task objects by setting up the scheduled PE 
IDs and the schedule time.
A number of hardware library modules such as Router, ProcElem (PE) and Packet are 
developed using SystemC and are instantiated by the main program. The main program 
next starts the SystemC simulation. Hardware simulation is triggered by a Dispatcher 
module which evaluates the next release task as per the task object data and dispatch the 
task in the NoC execution platform. The simulation progresses for the stipulated amount 
of time and all the simulation details are captured into simulation log files. A simulation 
log parser is implemented in python language [70] which extracts the important 
simulation details such as number of tasks processed by every PE, number of packets sent 
by every router, buffer utilization over time, link utilization over time, etc and displays 
the information in a tabular format.
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CHAPTER 4
TAS: TRAFFIC AWARE SCHEDULING FOR HARD NOC 
In this chapter, a novel Traffic Aware Scheduling algorithm (TAS) is proposed for 
hard NoCs platforms. We focus on hard NoCs and reason out the need and scope of an 
efficient seheduling algorithm. The scheduling problem is formulated and a novel 
seheduling algorithm is proposed and explained in the form of TAS.
4.1 Background and Scope
Hard NoC platforms, Figure 2, have their architectures completely fixed. They don’t 
offer real flexibility for architectural customization as both computation and 
communication components are pre-designed. In general, the computation sequence is 
depicted in the form of Applieation Task Graphs (ATG), which depicts control and data 
dependencies between the interacting computations or tasks. Inter-processor 
communieation aware seheduling contains two main aspects: mapping processors to 
computation nodes, and seheduling communication on the links. The former is also 
known as the as the “mapping problem” and the latter as “communication scheduling” 
problem [11]. The problem of seheduling an ATG over multiple processors and 
minimizing a desired objective function is NP-eomplete in the strong sense, even if 
infinite number of processors are available [71].
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Although scheduling algorithms has been a traditional research subject, most previous 
work has treated mapping and communication scheduling in a disjoint manner [72, 73]. 
Some proposed techniques like [74], have approached the seheduling problem in a 
conibined way, but they still assume fixed IPC latency regardless of the distance between 
the interacting PEs. The unprecedented growth in MPSoC complexity and the envisioned 
scale of future NoCs, easily make sueh an assumption inaccurate.
4.2 Problem Statement
Given a target NoC exeeution platform and an ATG, a static, non-preemptive, viable 
schedule needs to be generated that minimizes the earliest completion time taking into 
consideration the network traffic dynamics. The above problem statement unfolds into 
following specification:
■ For every task // in ATG, determine the PE, pi on which it should be scheduled 
and the time slot Ti when it should be executed.
■ Determine the exact time slot, for every communication event between a child 
task and its parent tasks.
4.3 Algorithm Description
4.3.1 Longest-Path-Maximum-Delay Deadline Allocation
For any task 6, the mapping o f the successor onto a PE is not known till the mapping 
stage. Thus, for deadline calculation it is important to estimate the communication cost 
over the longest path possible on the target NoC architecture. Moreover, the state of the 
routers i.e. the configuration of the input and output buffers, makes the interPE
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communication dynamic for every successive mapping and seheduling. In order to 
account for the worst-case scenario, deadlines are allocated as per the maximum delay 
possible on any path, hence the name “longest-path-maximum-delay deadline allocation”. 
For example. Figure 6 depicts a target NoC architecture and a simple ATG to be executed 
on that arehiteeture. Considering XY routing strategy, it is clearly evident that the longest 
path from any two PEs is h hops where
h = 2 x  (.yjnum_of _ PEs - 1)
Also, given the maximum size of input buffer size {bin), output buffer size {bout) and the 
router processing speed {Rp^, the maximum delay max_delay along the longest path can 
be easily calculated as:
max_ delay = [{h +1) x bin + Ax bout) x Rps 
For example, let the tasks tj, C, C and L have exeeution times as 30, 70, 90 and 60 
respectively. Also, assume that all the PEs are capable of processing ti, t2 , C and t4 . The 
longest-path-maximum-delay deadlines for all the tasks are given in Table 1.
Table 1 Longest-Path-Maximum-Delay deadlines
Task ID Deadline Calculation
ti t i jd l  = to_dl+to_exectime+max_delay = 0+0+12 = 12ns
C t2_dl = to_dl+to_exectime+max_delay = 0+0+12 = 12ns
ts
ts jd l = max{ti_dl+ti_exectime, t2_dl+t2_exectime) + max delay = 
max(30,70)+12 = 92ns
L = to_dl+to_exectime+max_delay = 0+0+12 = 12ns
28
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
In Table 1, ti_dl represents the deadline o f task 6 and ti_execTime represents the 
execution time of task tu Also assume bi„ =20, bout =5, Rps =0.1ns, A=4, to_dl = 0 and 
to_exectime = 0.
4.3.2 Seheduling and Optimization
In order to apply the concept o f simulated annealing [75] to the problem of 
seheduling, the algorithm begins with an initial solution, i.e. a feasible schedule, by 
mapping eaeh task to a randomly chosen PE and repeatedly improving the solution 
through simulated annealing iterations. Each iteration is repeated L (temperature length) 
times, where
^  _ {num _o f _ P E s f
(num _ o f  _ PE  _ types)
num_of_PE types represents the number of different type of PEs present in the 
architecture. At the end of L sub-iterations, the simulation temperature T  is reduced by a 
factor of cooling rate (0.95). Following steps are carried out for eaeh iteration:
i) A list of ready tasks is generated by selecting tasks whose parent tasks have already 
scheduled. From the ready task list, a task tsch is randomly selected.
ii) Let PST(/,A) and PET(/,A) be the schedule time and execution time respectively of the 
parent task Pk, o f task tsch • Moreover, let maxCommDelay be the maximum delay cost 
on the longest path as defined Section 4.3.1. For this task a release time window (RTW) 
is generated, which is defined by the time interval:
[max(PST(/, A)+PET(/, k))-maxCommDelay, max(PST(/, Æ)+PET(/, k))+maxCommDelay]
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The lower bound in this interval represents the earliest release time of tsch in the 
network and the upper bound signifies the latest time by whieh it should be released.
iii) From this RTW, a time instance is chosen at random and tsch is scheduled for that time 
instance. This random selection is repeated over several sub-iterations for every task.
iv) For every iteration an objective function is calculated whieh is defined as:
Fobj = min[earliest completion time + 'L{task_waitjime)]
With every iteration, TAS aims at minimizing the objective function.
v) If current seheduling scheme does not violate any deadline, then it is a valid solution. A 
valid solution is accepted without any reservations. If the change in schedule time 
produces a schedule that violates the deadline of any single task, then the schedule is 
considered invalid, but may still be accepted. Given the best_cost (best simulation cost 
till current iteration), curr_cost{^im\x\a\ion cost of current iteration) and s im jem p  
(simulation temperature), the probability of accepting sueh a bad schedule is:
{best _  cos t - c u r r  _  cos t ) 
s im _ tem p
If the schedule is not accepted, then the process is repeated until a schedule is obtained 
which is accepted by the iteration. The accepted solution becomes the initial solution 
the algorithm progresses into the next iteration.
vi) After each iteration, T  is cooled down by multiplying it with the cooling rate, taking the 
simulation to next cycle.
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The process is continued till the T  becomes 0. At this point, the best obtained schedule is 
chosen as the final solution. Figure 10 illustrates the pseudo code for TAS:
for each task in ATG do{
t a s k . s e t D e a d l i n e O ;  . I I xh-maximum-delay deadline
task.mapToPE ( ) ; // , Li C  a j.
)
while simulation temp > cooling threshold do{ 
for temperature length{
f o r  task sub iteration length{
while each task is assigned a release time{
g e n R T L O ;  / /  generates the i se Time W indow
t_sch = sel_rand(RTL); / /  a s k  f r o m  RTL
t _ s c h .g e n R T W ( ) ;  //generate  se time window
t sch.rel_time = sel_rand(RTW); //set rel time
}
s c s t a r t ( t i m e ) ;  //init a n d  run systemC simulation 
c a l c O b jF u n c O ;  //calculating objective function value 
p r o b F u n c O ;  // accepts or rejects a solution
}
for each task in ATG do{
t a s k .m a p T o P E ( ) ;  // new mapping solution
}
}
c a l c _ s i m u l a t i o n _ t e m p ( ) ;  // calculate new simulation temperature
Figure 10. Pseudo code for Traffic Aware Scheduling policy
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CHAPTER 5 
SIMULATIONS AND RESULTS
5.1 Benchmark description
For evaluation of the proposed framework and scheduling algorithm, a random set of 
benchmarks as well as a set of application specific benchmarks were chosen. Both types 
of these benchmark application graphs, also known as Standard Task Graph (STG) [77] 
have the following eharacteristics to choose from, as shown in Table 2.
able 2 Characteristics o f Standard Task Graph (STG)
Benchm ark
name
%
n  . ^  o
Ss
%
S
II
ss «
u
s
%
■gua
1
Wo%
s
g
ga
B
§
%k0%
s
g
uCL
1
1
g|
X S« u
s  g
1
g|
II
1
sg I
II
S%
1wCQPh
randOOOO.stg 50 96/1225 6 0 1.92 10 1 5.24 4.763
randOOOl.stg 50 22/1225 13 0 4.5 10 1 5.96 3.348
rand0002.stg 50 164/1225 9 0 3.28 10 1 4.84 3.408
randOOOO.stg 100 570/4950 15 0 5.70 10 1 5.81 6.180
randOOOl.stg 100 366/4950 11 0 3.66 10 1 5.33 6.58
rand0002.stg 100 908/4950 22 0 9.08 10 1 5.75 3.285
robot, stg 88 131 3 0 1.488 111 1 28.215 4.363
sparse, stg 96 67 6 0 0.697 34 0 20.166 15.868
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5.2 Simulation Scenarios 
To demonstrate the capabilities of the proposed fuse-N framework, we performed 
several experiments on random and application specific task graph sets and evaluated its 
effectiveness over following design abstractions:
■ Architectural -  Architecture based evaluation emphasize on the effect of different NoC 
architecture on the overall system performance. NoC architecture is modified by 
changing the number o f  PEs, types o f  PEs, PE operation, PE execution time and 
topology. The effect of such architecture changes is measured in terms of earliest 
completion time of the application, average utilization of PEs and average throughput 
of PEs.
■ Scheduling -  Evaluation of Scheduling tests the effectiveness of different scheduling 
algorithms over a fixed NOC architecture. Performance of as earliest deadline first 
(EDF) and least slack first (EST) seheduling algorithms is compared with the proposed 
TAS algorithm. Performance metrics for seheduling scenarios are same as that of 
architecture based scenarios.
■ Network -  This evaluation captures the effect of network design parameters such as 
topology, router design and router input/output buffering. Network evaluation metrics 
sueh as average router throughput, average link throughput and average buffer 
utilization are calculated under this scenario.
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5.3 Simulation results and explanation 
Architectural Evaluation:
For an arehiteeture evaluation, we consider a 3x3 tile NoC with EDF  seheduling and 
XY routing. Two types o f PEs are present in the NOC -  No. of PEs of Type-I and Type- 
II are five and four respectively. Figure 11 shows the average completion times o f the 
two types of PEs for different application task graphs for arehiteeture evaluation.
250 0
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I P E  Type-1 
] P E  Type-ll
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2309.1
392.9 415.9
176.2 187.6 1
449.5 434
I
rand-50  rand -100  robot
A pp lica tion  T a s k  G raph
s p a r s e
Figure 11. Arehiteeture Evaluations of the proposed NoC framework -  Exeeution Time.
Figure 12, illustrates the average throughput (per 100 ns) for different type of PEs in the 
NoC. It ean be seen that arehiteeture evaluation on rand-50 and sparse benchmarks results 
in disparity between the PE average throughput.
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Figure 12. Architecture Evaluations o f the proposed NOC framework -  Throughput
The average utilization for different types o f PEs is illustrated in Figure 13.
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Figure 13. Architecture Evaluations of the proposed NOC framework -  Utilization
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The arehiteetural evaluations are also performed based on the number of PEs and the 
topology. A 3 X  3 tile topology with 9 PEs is compared with 4 x 4  tile topology with 16 
PEs. The evaluation metrics for arehiteetural evaluation include: earliest completion time 
(ECT), processor utilization (Up) and task (7)) and processor throughput {Tp). Table 3 and 
Table 4 illustrate the results obtained from the 3 x 3 tile topology and the 4 x 4 tile 
topology respectively. Figure 14, illustrates the arehiteetural evaluation comparison of the 
two topologies.
Table 3 Architectural Evaluation o f a 3 x 3 TILE Topology
STG No. of Tasks ECT
Time
Used Utilization Tt Tp
randomOOOO.stg 50 122.6 326 29.65 0.41 0.05
randomOOOl.stg 50 232.4 365 17.58 0.22 0.02
random0002.stg 50 221.4 312 15.79 0.23 0.03
random10000. stg 100 404.5 730 19.93 0.25 0.03
random10001. stg 100 340.8 680 21.76 0.29 0.03
random10002. stg 100 502.3 712 16.03 0.2 0.03
robot, stg 88 2220.3 4552 19.72 0.045 0.004
sparse, stg 96 382.3 2030 46.77 0.26 0.022
Table 4 Arehiteetural Evaluation of a 4 x 4 TILE Topology
STG
No. of 
Tasks ECT
Time
Used Utilization Tt Tp
randomOOOO.stg 50 120.6 326 16.9 0.42 0.03
randomOOOl.stg 50 178.8 365 12.76 0.28 0.02
random0002.stg 50 179.3 312 10.88 0.28 0.02
random10000. stg 100 288.7 730 15.37 0.35 0.02
random10001. stg 100 260.3 680 16.33 0.38 0.02
random10002. stg 100 425.6 712 10.46 0.24 0.02
robot, stg 88 1832.5 4522 15.42 0.06 0.003
sparse, stg 96 289 2030 43.9 0.35 0.02
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Figure 14. Architectural Evaluation o f a 3 x 3 and 4 x 4  TILE Topology
Scheduling Evaluation:
The scheduling evaluation is performed by comparing the 1) EDF Scheduling 
Algorithm, 2) EST Scheduling Algorithm and 3) the proposed Traffic Aware Scheduling 
(TAS). The results are tabulated in Table 5 and Figure 15 graphically expresses the 
results. The scheduling algorithms are evaluated for a) earliest completion time (ECT), b) 
processor utilization (Up), c) task throughput (TJ and d) processor throughput (Tp). In all 
three algorithms. Simulated Annealing is used to heuristieally determine the optimal 
schedule.
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Tables Comparison of Scheduling Algorithms 
EDF-SA Scheduling Algorithm:
STG No. of Tasks ECT Tt
Time
Used Utilization Tp
randomOOOO.stg 50 88 0.57 326 41.16 0.063
randomOOOl.stg 50 164.8 0.33 365 24.61 0.034
random0002.stg 50 114.9 0.44 312 30.17 0.048
random10000. stg 100 231.6 0.43 730 35.02 0.048
random 10001. stg 100 256.7 0.39 680 29.43 0.043
random 10002. stg 100 332.6 0.3 712 23.79 0.033
robot, stg 88 1662.5 0.053 4522 30.235 0.006
sparse, stg 96 384.9 0.25 2030 58.655 0.028
LST-SA Scheduling Algorithm:
STG No. of Tasks ECT Tt
Time
Used Utilization Tp
randomOOOO.stg 50 93.6 0.53 326 36.7 0.059
randomOOOl.stg 50 149.6 0.33 365 27.11 0.037
random0002.stg 50 111.6 0.45 312 31.06 0.05
random 10000. stg 100 270.6 0.37 710 29.15 0.041
random 10001. stg 100 200.6 0.5 680 37.67 0.055
random10002. stg 100 350.8 0.29 712 22.55 0.032
robot.stg 88 1577.5 0.056 4522 31.85 0.006
sparse.stg 96 404.65 0.235 2030 55.755 0.0265
TAS Algorithm:
STG No. of Tasks ECT Tt
Time
Used Utilization Tp
randomOOOO.stg 50 80.3 0.62 324 44.83 0.069
randomOOOl.stg 50 141.5 0.35 365 28.66 0.069
random0002.stg 50 114.7 0.44 312 30.22 0.048
random 10000. stg 100 173.6 0.58 710 45.44 0.064
random10001. stg 100 166.8 0.6 680 45.3 0.067
random10002. stg 100 251.6 0.4 712 31.44 0.044
robot.stg 88 1288.6 0.068 4522 38.39 0.008
sparse.stg 96 380.6 0.25 2030 59.26 0.028
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Figure 15. Comparision o f Scheduling Algorithm 
Network Evaluation:
The network evaluation is evaluated for the 3 x 3 and 4 x4 tile topology and the 
performance of NoC routers and channels are tabulated based on number of packets 
handled by the router, router throughput (7>) and channel throughput (7c). Also the 
maximum buffer usage during simulation is determined. Table 6 and Figure 16 illustrate 
the comparison o f network parameters for different topologies.
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Table 6 Evaluation o f Network Parameters
3 x 3  Tile Topologv:
STG No. of Tasks ECT
No. of 
pkts Tr Bmax Tc
randomOOOO.stg 50 122.6 446 0.4 8 0.15
randomOOOl.stg 50 232.4 896 0.43 12 0.16
random0002.stg 50 221.4 718 0.36 10 0.13
random10000. stg 100 404.5 2296 0.63 18 0.23
random10001. stg 100 340.8 1468 0.48 12 0.17
random10002. stg 100 502.3 3406 0.75 23 0.29
robot.stg 88 2220.3 640 0.03 9 0.012
sparse.stg 96 382.3 404 0.1 4 0.038
4 x 4  Tile Topoloev:
STG No. of Tasks ECT
No. of 
pkts Tr Bmax Tc
randomOOOO.stg 50 120.6 576 0.3 8 0.09
randomOOOl.stg 50 178.8 1278 0.45 12 0.14
random0002.stg 50 179.3 1086 0.38 10 0.12
random10000. stg 100 288.7 3096 0.67 18 0.21
random 10001. stg 100 260.3 2044 0.49 12 0.17
random10002. stg 100 425.6 4676 0.69 23 0.24
robot.stg 88 1832.5 890 0 9 0.008
sparse.stg 96 289 634 0 4 0.041
40
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Comparison of No. of Packets processed by Routers
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Figure 16. Evaluation o f network parameters for various topologies
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CHAPTER 6 
CONCLUSIONS AND FUTURE WORK
6.1 Conclusions
In order to simplify the design space exploration for NoC, a framework for unified 
simulation environment for NoC (fuse-N) was developed. The framework was based on a 
top-down multi-component design, where each component handled an important aspect 
o f the NoC design. On completion o f the framework component design, fuse-N was 
implemented in SystemC and C++ using the hardware-software co-design methodology. 
Also, a novel off-line non-preemptive static Traffic Aware Scheduling (TAS) policy is 
proposed for hard NoC platforms.
For evaluation purpose, a series o f random as well as application specific benchmarks 
were run over the fuse-N implementation. Simulation results show the the architectural, 
network and resource allocation behavior and highlight the quantitative relationships 
between various design choices. TAS was also evaluated for various design metrics such 
as application completion time, resource utilization and task throughput. Simulation 
results show 14.8 % decrease in earliest completion time, 18% increase in utilization and 
around 24% gain in task throughput.
42
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6.2 Future Work
As of now fuse-N implementation has a restricted set of topologies, routing 
algorithms, switching techniques and scheduling algorithms. It is essential to improve its 
capabilities which would further assist the designer at different abstraction levels of 
system design. Moreover, current implementation of fuse-N consists o f behavioral PEs 
and it would be advisable to implement more complex PEs for better and accurate results.
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APPENDIX I
SIMULATION RESULTS FOR EARLIEST DEADLINE FIRST BASED SIMULATED
ANNEALING APPROACH
PARAMETERS
NumOfPE 9
NumOfPETypes 2
Type Ratio 5:4
Topology tile
Buffering 15
Scheduling policy EDF
Routing XY
Task Graph randOOOO.stg
Number o f Tasks 50
Application Execution 
Time 88
Overall TP 0.568
Processor ID Type Num Of tasks
Time
used Utilization Throughput
0 A 4 21 12.743 0.0243
3 A 5 30 18.204 0.0303
5 A 6 39 23.665 0.0364
6 A 8 57 34.587 0.0485
8 A 6 44 26.699 0.0364
1 B 7 54 32.767 0.0425
2 B 3 24 14.563 0.0182
4 B 5 42 25.485 0.0303
7 B 6 54 32.767 0.0364
50 365 24.609 0.0337
Type TasksPerType Time Used Avg Util Avg Tput ECT
A 29 191 23.180 0.035 164.8
B 21 174 26.396 0.032 151.7
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PARAMETERS
NumOfPE 9
NumOfPETypes 2
Type Ratio 5:4
Topology tile
Buffering 15
Scheduling policy EDF
Routing XY
Task Graph rand0002.stg
Number of Tasks 50
Application Execution 
Time 114.9
Overall TP 0.435
Processor ID Type Num Of tasks Time used Utilization Throughput
1 A 6 39 33.943 0.0522
2 A 8 47 40.905 0.0696
4 A 3 22 19.147 0.0261
5 A 10 50 43.516 0.0870
6 A 1 4 3.481 0.0087
0 B 4 24 20.888 0.0348
3 B 6 42 36.554 0.0522
7 B 7 48 41.775 0.0609
8 B 5 36 31.332 0.0435
50 312 30.171 0.0484
Type TasksPerType Time Used Avg Util Avg Tput ECT
A 28 162 28.198 0.049 113.6
B 22 150 32.637 0.048 114.9
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PARAMETERS
NumOfPE 9
NumOfPETypes 2
Type Ratio 5:4
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph rand10000. stg
Number of Tasks 100
Application Execution 
Time 231.6
Overall TP 0.216
Processor ID Type Num Of tasks Time used Utilization Throughput
2 A 10 70 30.225 0.0432
5 A 10 90 38.860 0.0432
6 A 11 64 27.634 0.0475
7 A 10 70 30.225 0.0432
8 A 8 52 22.453 0.0345
0 B 14 96 41.451 0.0604
1 B 11 96 41.451 0.0475
3 B 14 96 41.451 0.0604
4 B 12 96 41.451 0.0518
ICO 730 35.022 0.0480
Type TasksPerType Time Used Avg Util Avg Tput ECT
A 49 346 29.879 0.042 384.7
B 51 384 41.451 0.055 404.5
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PARAMETERS
NumOfPE 9
NumOfPETypes 2
Type Ratio 5:4
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph rand10001. stg
Number o f Tasks 100
Application Execution 
Time 256.7
Overall TP 0.195
Processor ID Type Num Of tasks Time used Utilization Throughput
0 A 19 121 47.137 0.0740
3 A 11 74 28.827 0.0429
4 A 12 83 32.333 0.0467
7 A 12 68 26.490 0.0467
8 A 12 88 34.281 0.0467
1 B 8 60 23.374 0.0312
2 B 10 78 30.386 0.0390
5 B 6 48 18.699 0.0234
6 B 10 60 23.374 0.0390
100 680 29.433 0.0433
Type TasksPerType Time Used Avg Util Avg Tput ECT
A 66 434 33.814 0.051 304.6
B 34 246 23.958 0.033 340.8
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PARAMETERS
NumOfPE 9
NumOfPETypes 2
Type Ratio 5:4
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph rand10002. stg
Number of Tasks 100
Application Execution 
Time 332.6
Overall TP 0.150
Processor ID Type Num Of tasks Time used Utilization Throughput
0 A 11 74 22.249 0.0331
2 A 11 79 23.752 0.0331
4 A 13 67 20.144 0.0391
5 A 12 68 20.445 0.0361
6 A 8 52 15.634 0.0241
1 B 12 114 34.275 0.0361
3 B 12 114 34.275 0.0361
7 B 10 66 19.844 0.0301
8 B 11 78 23.452 0.0331
100 712 23.786 0.0334
Type TasksPerType Time Used Avg Util Avg Tput ECT
A 55 340 20.445 0.033 489.4
B 45 372 27.962 0.034 502.3
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PARAMETERS
NumOfPE 9
NumOfPETypes 2
Type Ratio 5:4
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph robot, stg
Number o f Tasks 88
Application Execution 
Time 1630.5
Overall TP 0.031
Processor ID Type Num Of tasks Time used Utilization Throughput
1 A 15 700 42.932 0.0092
3 A 12 580 35.572 0.0074
4 A 13 670 41.092 0.0080
7 A 12 580 35.572 0.0074
8 A 11 440 26.986 0.0067
0 B 9 540 33.119 0.0055
2 B 6 360 22.079 0.0037
5 B 4 292 17.909 0.0025
6 B 6 360 22.079 0.0037
88 4522 30.815 0.0060
Type TasksPerType Time Used Avg Util Avg Tput ECT
A 63 2970 36.431 0.008 2220.3
B 25 1552 23.796 0.004 2134.5
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PARAMETERS
NumOfPE 9
NumOfPETypes 2
Type Ratio 5:4
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph robot.stg
Number o f Tasks 88
Application Execution 
Time 1694.5
Overall TP 0.030
Processor ID Type Num O f tasks Time used Utilization Throughput
0 A 14 660 38.950 0.0083
1 A 15 700 41.310 0.0089
4 A 15 750 44.261 0.0089
5 A 10 450 26.557 0.0059
6 A 9 410 24.196 0.0053
7 B 6 360 21.245 0.0035
3 B 7 420 24.786 0.0041
2 B 6 360 21.245 0.0035
8 B 6 412 24.314 0.0035
88 4522 29.651 0.0058
Type TasksPerType Time Used Avg Util Avg Tput ECT
A 63 2970 35.055 0.007 2328.5
B 25 1552 22.898 0.004 2286.3
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PARAMETERS
NumOfPE 9
NumOfPETypes 2
Type Ratio 5:4
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph sparse, stg
Number of Tasks 88
Application Execution 
Time 373
Overall TP 0.134
Processor ID Type Num Of tasks Time used Utilization Throughput
1 A 16 370 99.196 0.0429
3 A 11 230 61.662 0.0295
5 A 15 330 88.472 0.0402
6 A 14 335 89.812 0.0375
8 A 15 330 88.472 0.0402
0 B 7 105 28.150 0.0188
2 B 6 90 24.129 0.0161
4 B 5 115 30.831 0.0134
7 B 7 125 33.512 0.0188
96 2030 60.471 0.0286
Type TasksPerType Time Used Avg Util Avg Tput
A 71 1595 85.523 0.038
B 25 435 29.155 0.017
57
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
PARAMETERS
NumOfPE 9
NumOfPETypes 2
Type Ratio 5:4
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph sparse, stg
Number of Tasks 88
Application Execution 
Time 396.8
Overall TP 0.126
Processor ID Type Num Of tasks Time used Utilization Throughput
1 A 12 255 64.264 0.0302
5 A 16 355 89.466 0.0403
6 A 14 320 80.645 0.0353
7 A 13 310 78.125 0.0328
8 A 16 355 89.466 0.0403
0 B 10 150 37.802 0.0252
2 B 4 80 20.161 0.0101
3 B 5 75 18.901 0.0126
4 B 6 130 32.762 0.0151
96 2030 56.844 0.0269
Type TasksPerType Time Used Avg Util Avg Tput
A 71 1595 80.393 0.036
B 25 435 27.407 0.016
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 15
Scheduling policy EDF
Routing XY
Task Graph randOOOO.stg
Number of Tasks 50
Application Execution 
Time 120.6
Overall TP 0.415
Processor ID Type Num Of tasks Time used Utilization Throughput
0 A 3 12 9.95 0.0249
2 A 5 30 24.88 0.0415
5 A 2 13 10.78 0.0166
6 A 4 31 25.70 0.0332
8 A 4 31 25.70 0.0332
10 A 3 17 14.10 0.0249
12 A 0 0 0.00 0.0000
13 A 4 26 21.56 0.0332
15 A 4 16 13.27 0.0332
1 B 4 24 19.90 0.0332
3 B 4 24 19.90 0.0332
4 B 0 0 0.00 0.0000
7 B 6 42 34.83 0.0498
9 B 4 30 24.88 0.0332
11 B 2 24 19.90 0.0166
14 B 1 6 4.98 0.0083
50 326 16.895 0.026
Type TasksPerType Time Used Avg Util Avg Tput
A 29 176 16.215 0.027
B 21 150 17.768 0.025
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 15
Scheduling policy EDF
Routing XY
Task Graph randOOOl.stg
Number of Tasks 50
Application Execution 
Time 178.8
Overall TP 0.280
Processor ID Type Num Of tasks Time used Utilization Throughput
0 A 4 31 17.34 0.0224
1 A 2 18 10.07 0.0112
3 A 4 26 14.54 0.0224
4 A 3 22 12.30 0.0168
8 A 1 4 2.24 0.0056
10 A 5 40 22.37 0.0280
12 A 3 12 6.71 0.0168
13 A 6 34 19.02 0.0336
15 A 1 4 2.24 0.0056
2 B 1 6 3.36 0.0056
5 B 4 36 20.13 0.0224
6 B 3 18 10.07 0.0168
7 B 1 12 6.71 0.0056
9 B 3 30 16.78 0.0168
11 B 7 54 30.20 0.0391
14 B 2 18 10.07 0.0112
50 365 12.759 0.017
Type TasksPerType Time Used Avg Util Avg Tput
A 29 191 11.869 0.018
B 21 174 13.902 0.017
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 15
Scheduling policy EDF
Routing XY
Task Graph rand0002.stg
Number o f Tasks 50
Application Execution 
Time 179.3
Overall TP 0.279
Processor ID Type Num Of tasks Time used Utilization Throughput
0 A 3 22 12.27 0.0167
1 A 5 25 13.94 0.0279
4 A 3 17 9.48 0.0167
5 A 1 9 5.02 0.0056
6 A 3 17 9.48 0.0167
9 A 6 34 18.96 0.0335
10 A 1 4 2.23 0.0056
11 A 2 13 7.25 0.0112
12 A 4 21 11.71 0.0223
2 B 2 12 6.69 0.0112
3 B 2 12 6.69 0.0112
7 B 3 30 16.73 0.0167
8 B 5 36 20.08 0.0279
13 B 4 24 13.39 0.0223
14 B 1 6 3.35 0.0056
15 B 5 30 16.73 0.0279
50 312 10.876 0.017
Type TasksPerType Time Used Avg Util Avg Tput
A 28 162 10.039 0.017
B 22 150 11.951 0.018
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph rand10000. stg
Number o f Tasks 100
Application Execution 
Time 288.7
Overall TP 0.346
Processor ID Type Num Of tasks Time used Utilization Throughput
2 A 7 48 16.63 0.0242
6 A 2 18 6.23 0.0069
7 A 10 55 19.05 0.0346
8 A 5 35 12.12 0.0173
9 A 6 39 13.51 0.0208
10 A 0 0 0.00 0.0000
11 A 9 61 21.13 0.0312
12 A 5 30 10.39 0.0173
14 A 5 40 13.86 0.0173
0 B 9 66 22.86 0.0312
1 B 10 90 31.17 0.0346
3 B 8 72 24.94 0.0277
4 B 8 54 18.70 0.0277
5 B 6 42 14.55 0.0208
13 B 6 36 12.47 0.0208
15 B 4 24 8.31 0.0139
100 710 15.371 0.022
Type TasksPerType Time Used Avg Util Avg Tput
A 49 326 12.547 0.019
B 51 384 19.001 0.025
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph rand10001. stg
Number of Tasks 100
Application Execution 
Time 260.3
Overall TP 0.384
Processor ID Type Num Of tasks Time used Utilization Throughput
0 A 6 44 16.90 0.0231
5 A 11 74 28.43 0.0423
6 A 10 75 28.81 0.0384
7 A 4 31 11.91 0.0154
8 A 8 47 18.06 0.0307
9 A 5 30 11.53 0.0192
10 A 8 52 19.98 0.0307
12 A 4 26 9.99 0.0154
13 A 10 / 55 21.13 0.0384
1 B 6 54 20.75 0.0231
2 B 5 36 13.83 0.0192
3 B 2 12 4.61 0.0077
4 B 3 24 9.22 0.0115
11 B 6 42 16.14 0.0231
14 B 5 36 13.83 0.0192
15 B 7 42 16.14 0.0269
100 680 16.327 0.024
Type TasksPerType Time Used Avg Util Avg Tput
A 66 434 18.526 0.028
B 34 246 13.501 0.019
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph rand10002. stg
Number of Tasks 100
Application Execution 
Time 425.6
Overall TP 0.235
Processor ID Type Num Of tasks Time used Utilization Throughput
0 A 6 34 7.99 0.0141
1 A 7 38 8.93 0.0164
4 A 6 39 9.16 0.0141
5 A 6 34 7.99 0.0141
7 A 6 34 7.99 0.0141
9 A 10 70 16.45 0.0235
10 A 5 40 9.40 0.0117
12 A 3 12 2.82 0.0070
15 A 6 39 9.16 0.0141
2 B 5 36 8.46 0.0117
3 B 7 54 12.69 0.0164
6 B 9 96 22.56 0.0211
8 B 3 24 5.64 0.0070
11 B 5 36 8.46 0.0117
13 B 6 54 12.69 0.0141
14 B 10 72 16.92 0.0235
100 712 10.456 0.015
Type TasksPerType Time Used Avg Util Avg Tput
A 55 340 8.876 0.014
B 45 372 12.487 0.015
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph robot.stg
Number o f Tasks 88
Application Execution 
Time 1832.5
Overall TP 0.055
Processor ID Type Num Of tasks Time used Utilization Throughput
0 A 9 410 22.37 0.0049
3 A 7 280 15.28 0.0038
4 A 7 330 18.01 0.0038
6 A 9 410 22.37 0.0049
7 A 9 510 27.83 0.0049
8 A 3 120 6.55 0.0016
9 A 8 420 22.92 0.0044
10 A 8 370 20.19 0.0044
15 A 3 120 6.55 0.0016
1 B 7 420 22.92 0.0038
2 B 5 300 16.37 0.0027
5 B 3 232 12.66 0.0016
11 B 2 120 6.55 0.0011
12 B 1 60 3.27 0.0005
13 B 2 120 6.55 0.0011
14 B 5 300 16.37 0.0027
88 4522 15.423 0.003
Type TasksPerType Time Used Avg Util Avg Tput
A 63 2970 18.008 0.004
B 25 1552 12.099 0.002
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph robot.stg
Number o f Tasks 88
Application Execution 
Time 2086j
Overall TP 0.048
Processor ID Type Num Of tasks Time used Utilization Throughput
1 A 4 160 8.53 0.0021
3 A 6 340 18.12 0.0032
4 A 11 540 28J8 0.0059
6 A 3 120 6J9 0.0016
8 A 8 370 19.72 0.0043
11 A 6 240 1279 0.0032
12 A 8 320 17.05 0.0043
14 A 12 580 30.91 0.0064
15 A 5 300 15.99 0.0027
0 B 2 120 629 0.0011
2 B 4 240 12.79 0.0021
5 B 4 240 12.79 0.0021
7 B 3 180 9J9 0.0016
9 B 4 240 12.79 0.0021
10 B 4 292 15.56 0.0021
13 B 4 240 12.79 0.0021
88 4522 15.061 0.003
Type TasksPerType Time Used Avg Util Avg Tput
A 63 2970 15.816 0.003
B 25 1552 10.626 0.002
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph robot.stg
Number of Tasks 88
Application Execution 
Time 1876.5
Overall TP 0.053
Processor ID Type Num Of tasks Time used Utilization Throughput
1 A 4 160 &53 0.0021
3 A 6 340 18T2 0.0032
4 A 11 540 28J8 0.0059
6 A 3 120 6J9 0.0016
8 A 8 370 19.72 0.0043
11 A 6 240 12.79 0.0032
12 A 8 320 17.05 0.0043
14 A 12 580 30.91 0.0064
15 A 5 300 15.99 0.0027
0 B 2 120 6J9 0.0011
2 B 4 240 12.79 0.0021
5 B 4 240 12.79 0.0021
7 B 3 180 &59 0.0016
9 B 4 240 12.79 0.0021
10 B 4 292 15.56 0.0021
13 B 4 240 12.79 0.0021
88 4522 15.061 0.003
Type TasksPerType Time Used Avg Util Avg Tput
A 63 2970 17.586 0.004
B 25 1552 11.815 0.002
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph sparse, stg
Number o f Tasks 96
Application Execution 
Time 319.4
Overall TP 0.313
Processor ID Type Num O f tasks Time used Utilization Throughput
0 A 9 180 5 6 J6 0.0282
3 A 6 120 3T57 ().0188
4 A 10 235 7 3 J# 0.0313
5 A 7 175 54.79 0.0219
7 A 7 160 50.09 0.0219
8 A 6 150 4&96 0.0188
11 A 8 170 5T22 0.0250
12 A 5 110 34.44 0.0157
13 A 13 295 9236 0.0407
1 B 5 75 23.48 0.0157
2 B 2 50 15.65 0.0063
6 B 2 30 939 0.0063
9 B 3 45 14.09 0.0094
10 B 3 65 2035 0.0094
14 B 6 110 34.44 0.0188
15 B 4 60 18.79 0.0125
96 2030 39.723 0.019
Type TasksPerType Time Used Avg Util Avg Tput
A 71 1595 55.486 0.025
B 25 435 19.456 0.011
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph sparse.stg
Number of Tasks 96
Application Execution 
Time 289
Overall TP 0.346
Processor ID Type Num Of tasks Time used Utilization Throughput
0 A 9 195 67.47 0.0311
1 A 8 170 5832 0.0277
2 A 7 160 5536 0.0242
5 A 8 170 5832 0.0277
6 A 6 135 46.71 03208
9 A 5 110 3836 03173
10 A 12 270 9243 0.0415
11 A 7 160 5536 0.0242
15 A 9 225 77.85 0.0311
3 B 2 50 17.30 0.0069
4 B 4 80 27.68 03138
7 B 2 50 17.30 0.0069
8 B 6 90 31.14 03208
12 B 3 45 15.57 0.0104
13 B 2 30 1038 0.0069
14 B 6 90 31.14 0.0208
96 2030 43.901 0.021
Type TasksPerType Time Used Avg Util Avg Tput
A 71 1595 61.323 0.027
B 25 435 21.503 0312
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PARAMETERS
NumOfPE 16
NumOfPETypes 2
Type Ratio 9:7
Topology tile
Buffering 20
Scheduling policy EDF
Routing XY
Task Graph sparse.stg
Number of Tasks 96
Application Execution 
Time 3424
Overall TP 0287
Processor ID Type Num Of tasks Time used Utilization Throughput
2 A 5 125 3538 0.0144
4 A 13 295 84.67 0.0373
5 A 6 105 30.14 0.0172
6 A 3 75 21.53 0.0086
7 A 10 205 5834 0.0287
10 A 7 160 45.92 0.0201
12 A 10 220 63.15 0.0287
14 A 11 260 74.63 0.0316
15 A 6 150 43.05 0.0172
0 B 6 110 31.57 0.0172
1 B 3 45 12.92 0.0086
3 B 2 30 831 0.0057
8 B 4 100 2820 0.0115
9 B 3 45 1232 0.0086
11 B 2 30 8.61 0.0057
13 B 5 75 2E53 0.0144
96 2030 36.416 0.017
Type TasksPerType Time Used Avg Util Avg Tput
A 71 1595 50.867 0.023
B 25 435 17.837 0.010
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